


# Hela (Comet Lake-H / N18E-RTX/GTX)




I/O BOARD

PAGE	TITLE
01	BLOCK DIAGRAM
02	SIGNAL & RESET MAP
03	POWER FLOW CHART
04	CHANGE HISTORY
05	SMBus & I2C Flow
06	Power flow & sequence
07	POWER SEQUENCE
08	CPU DDI/EDP
09	CPU DDR4 CHA
10	CPU DDR4 CHB
11	CPU PEG/DMI
12	CPU MISC
13	CPU VSS
14	CPU POWER
15	CPU DECOUPLING
16	LCD_BIST/MB_BIST
17	DDR4_SO-DIMM0
18	DDR4_SO-DIMM1
19	DDR4 DECOUPLING
20	PCH DMI/PCIE/USB/SATA
21	PCH SATA/PCIE
22	PCH ESPI/SPI/FAN/HOST 3-8
23	PCH AUDIO/CL/I2C/UART 4-8
24	PCH SML/I2C/MISC
25	PCH CLOCK
26	PCH VCC
27	PCH VSS
28	Titan-Ridge - controller
29	
30	Type-C_PD
31	M.2 PCIE X4 SSD*2
32	SATA_HDD
33	M.2 WLAN KEY-E
34-35	EC MEC1515/KEYBOARD
36-37	LAN NIC KILLER & LAN JACK
38	USB CONN and power
39	SENSOR
40	AUDIO CODEC ALC3281
41	AMP ALC1309_AUDIO JACK
42	TPM
43	SM BUS & SPI ROM
44	Other Conn
45-46	ACAV_IN & XDP CONN
47	ME Screw
48	eDP Conn
49	Touch & Keyboard BL
50	ELC MCU
51	HDMI/mDP
52	GPU_PCIE
53	GPU-Xtal & Straps
54	GPU-BUFFER PARTITION A/B
55	GDDR6 256Mx2chx16bit _Ch_A
56	GDDR6 256Mx2chx16bit _Ch_B
57	GPU-BUFFER PARTITION C/D
58	GDDR6 256Mx2chx16bit _Ch_C
59	GDDR6 256Mx2chx16bit _Ch_D
60	GPU-MIO&IFPAB_DDI
61	GPU mini DP/HDMI/MUX
62	GPU-GPIO
63	GPU-POWER&GND
64	GPU-Decoupling
65	
66	GPU POWER DISCHARGE
67	GPU-POWER Sequence
68	DC_IN
69	Charger_ISL95522
70	VR CONTROLLER
71-72	Vcore Driver
73	VccGT Driver


74	VccSA Driver	86	+FBVDDQ
75	Vcore & VccGT CAP	87	+1P0V_GPU/+1P8V_GPU & LDO
76	+1P05VSB/+2P5VVP	88	GPU_POWER_CAP
77	+1P2V_DUAL & +VTDDR	89	
78	+3P3VSB / +5VSB	90	Power Sense
79	+VCCIO / +1P8V	91	
80-81	Load switch	92	POWER SENSE MAX34417
82	NVDD CONTROLLER		
83-84	NVDD Driver		
85	+12V		



$$\textcircled{1} \longrightarrow \textcircled{16}$$

[illegible]

## SMBUS & I2C Block Diagram






Reserved Page


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : POWER SEQUENCE	
Pegatron Corp.		Engineer: James_Liao	
Size	Project Name		Rev
A4	HELA/N18E		X02
Date: Thursday, April 09, 2020		Sheet	7 of 110






## 09.CPU DDR4 CHA




A



Trace Width : 20mil

000 **NOBOM** >> DDRA\_VREF\_CA 17  
>> DDRB\_VREF\_CA 18

# 11.CPU PEG/DMI




PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : CPU PEG/DMI

Pegatron Corp. Engineer: James Liao

Size A3 Project Name HELA/N18E Rev X02

Date: Thursday, April 09, 2020 Sheet 11 of 110



**Table 6-7. Reset and Miscellaneous Signals**

**Table 6-10. Processor Clocking Signals**

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
BCLKP BCLKN	100 MHz Differential bus clock input to the processor	I		Diff	H and S-Processor Line
CLK24P CLK24N	24 MHz Differential bus clock input to the processor	I		Diff	
PCI_BCLKP PCI_BCLKN	100 MHz Clock for PCI Express* logic	I		Diff	

**Table 51-39. Processor/PCH Strapping Checklist (Sheet 2 of 2)**

Pin Name	Strap Description	Configuration (Default Value for Each Bit is 1 Unless Specified)	Default Value	✓
CFG[19:8]	Reserved configuration lands.			

Signal Name	Description
CFG[0]	<b>Configuration Signals:</b> The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.
CFG[1]	Intel recommends placing test points on the board for CFG pins.
CFG[2]	<ul style="list-style-type: none"> <li>• <b>CFG[0]:</b> Stall reset sequence after PCU PLL lock until de-asserted: <ul style="list-style-type: none"> <li>— 1 = (Default) Normal Operation; No stall.</li> <li>— 0 = Stall.</li> </ul> </li> <li>• <b>CFG[1]:</b> Reserved configuration lane.</li> <li>• <b>CFG[2]:</b> PCI Express* Static x16 Lane Numbering Reversal. <ul style="list-style-type: none"> <li>— 1 = Normal operation</li> <li>— 0 = Lane numbers reversed.</li> </ul> </li> <li>• <b>CFG[3]:</b> Reserved configuration lane.</li> <li>• <b>CFG[4]:</b> eDP enable: <ul style="list-style-type: none"> <li>— 1 = Disabled.</li> <li>— 0 = Enabled.</li> </ul> </li> <li>• <b>CFG[6:5]:</b> PCI Express* Bifurcation <ul style="list-style-type: none"> <li>— 00 = 1 x8, 2 x4 PCI Express*</li> <li>— 01 = reserved</li> <li>— 10 = 2 x8 PCI Express*</li> <li>— 11 = 1 x16 PCI Express*</li> </ul> </li> <li>• <b>CFG[7]:</b> PEG Training: <ul style="list-style-type: none"> <li>— 1 = (default) PEG Train immediately following RESET# de assertion.</li> <li>— 0 = PEG Wait for BIOS for training.</li> </ul> </li> <li>• <b>CFG[19:8]:</b> Reserved configuration lanes.</li> </ul>
CFG[19:0]	

# 13.CPU VSS

U800F			U800G			U800H		
A10	VSS_477	VSS_244	AK4	AL10		BN4	VSS_46	VSS_422
A12	VSS_476	VSS_237	AK4	AL12		BN7	VSS_45	VSS_421
A16	VSS_474	VSS_236	AK4	AL14		BP12	VSS_32	VSS_420
A18	VSS_473	VSS_235	AK4	AL33		BP14	VSS_31	VSS_419
A20	VSS_472	VSS_234	AK4	AL34		BP18	VSS_30	VSS_418
A22	VSS_471	VSS_233	AK4	AL7		BP21	VSS_29	VSS_417
A24	VSS_470	VSS_241	AK4	AL8		BP24	VSS_28	VSS_416
A26	VSS_469	VSS_240	AK4	AL9		BP25	VSS_27	VSS_415
A28	VSS_468	VSS_239	AK4	AM1		BP26	VSS_26	VSS_414
A30	VSS_467	VSS_238	AK4	AM2		BP29	VSS_25	VSS_413
A6	VSS_479	VSS_232	AK4	AM7		BP33	VSS_24	VSS_412
A9	VSS_478	VSS_227	AK4	AM8		BP34	VSS_23	VSS_411
AA12	VSS_301	VSS_231	AK4	AM9		BP7	VSS_22	VSS_410
AA29	VSS_300	VSS_230	AK4	AM37		BR12	VSS_21	VSS_409
AA30	VSS_299	VSS_226	AK4	AM38		BR15	VSS_20	VSS_408
AB33	VSS_297	VSS_225	AK4	BB1		BR14	VSS_19	VSS_407
AB34	VSS_296	VSS_229	AK4	BB2		BR22	VSS_18	VSS_406
AB6	VSS_298	VSS_228	AK4	BB29		BR21	VSS_17	VSS_405
AC1	VSS_295	VSS_222	AK4	BB3		BR24	VSS_16	VSS_404
AC12	VSS_289	VSS_221	AK4	BB30		BR25	VSS_15	VSS_403
AC2	VSS_294	VSS_220	AK4	BB4		BR26	VSS_14	VSS_402
AC3	VSS_293	VSS_224	AK4	BB5		BR29	VSS_13	VSS_401
AC37	VSS_288	VSS_223	AK4	BB6		BR34	VSS_12	VSS_400
AC38	VSS_287	VSS_217	AK4	BC12		BR36	VSS_11	VSS_399
AC4	VSS_292	VSS_216	AK4	BC13		BR7	VSS_10	VSS_398
AC5	VSS_291	VSS_215	AK4	BC14		BT12	VSS_9	VSS_397
AC6	VSS_290	VSS_214	AK4	BC33		BT11	VSS_8	VSS_396
AD10	VSS_282	VSS_213	AK4	BC34		BT14	VSS_7	VSS_395
AD11	VSS_281	VSS_219	AK4	BC6		BT18	VSS_6	VSS_394
AD12	VSS_280	VSS_218	AK4	BC8		BT21	VSS_5	VSS_393
AD29	VSS_279	VSS_212	AK4	BD10		BT24	VSS_4	VSS_392
AD30	VSS_278	VSS_207	AK4	BD11		BT26	VSS_3	VSS_391
AD6	VSS_286	VSS_206	AK4	BD12		BT29	VSS_2	VSS_390
AD8	VSS_284	VSS_211	AK4	BD37		BT32	VSS_1	VSS_389
AD9	VSS_283	VSS_205	AK4	BD7		BT5	VSS_10	VSS_388
AE33	VSS_276	VSS_210	AK4	BD7		C11	VSS_10	VSS_387
AE34	VSS_275	VSS_204	AK4	BD8		C13	VSS_10	VSS_386
AE6	VSS_277	VSS_203	AK4	BD9		C15	VSS_10	VSS_385
AF1	VSS_274	VSS_202	AK4	BE1		C17	VSS_10	VSS_384
AF12	VSS_270	VSS_201	AK4	BE2		C19	VSS_10	VSS_383
AF13	VSS_269	VSS_200	AK4	BE29		C21	VSS_10	VSS_382
AF14	VSS_268	VSS_199	AK4	BE3		C23	VSS_10	VSS_381
AF2	VSS_273	VSS_198	AK4	BE30		C25	VSS_10	VSS_380
AF3	VSS_272	VSS_197	AK4	BE4		C27	VSS_10	VSS_379
AF4	VSS_271	VSS_196	AK4	BE5		C29	VSS_10	VSS_378
AG10	VSS_264	VSS_209	AK4	BE6		C31	VSS_10	VSS_377
AG11	VSS_263	VSS_208	AK4	BF12		C37	VSS_10	VSS_376
AG13	VSS_262	VSS_194	AK4	BF33		C5	VSS_10	VSS_375
AG29	VSS_261	VSS_193	AK4	BF34		C8	VSS_10	VSS_374
AG30	VSS_260	VSS_195	AK4	BF6		C9	VSS_10	VSS_373
AG6	VSS_267	VSS_188	AK4	BG12		D10	VSS_10	VSS_372
AG7	VSS_266	VSS_187	AK4	BG13		D12	VSS_10	VSS_371
AG8	VSS_265	VSS_186	AK4	BG14		D14	VSS_10	VSS_370
AH12	VSS_258	VSS_185	AK4	BG37		D16	VSS_10	VSS_369
AH33	VSS_257	VSS_184	AK4	BG38		D18	VSS_10	VSS_368
AH34	VSS_256	VSS_192	AK4	BG6		D20	VSS_10	VSS_367
AH35	VSS_255	VSS_191	AK4	BH1		D22	VSS_10	VSS_366
AH36	VSS_254	VSS_190	AK4	BH10		D24	VSS_10	VSS_365
AH6	VSS_253	VSS_189	AK4	BH11		D26	VSS_10	VSS_364
AJ1	VSS_252	VSS_188	AK4	BH12		D28	VSS_10	VSS_363
AJ13	VSS_251	VSS_176	AK4	BH14		D3	VSS_10	VSS_362
AJ2	VSS_246	VSS_180	AK4	BH2		D30	VSS_10	VSS_361
AJ3	VSS_245	VSS_175	AK4	BH3		D33	VSS_10	VSS_360
AJ37	VSS_244	VSS_174	AK4	BH4		D6	VSS_10	VSS_359
AJ4	VSS_243	VSS_173	AK4	BH5		D9	VSS_10	VSS_358
AJ5	VSS_242	VSS_172	AK4	BH6		E34	VSS_10	VSS_357
AJ6	VSS_241	VSS_171	AK4	BH7		E35	VSS_10	VSS_356
AJ7	VSS_240	VSS_170	AK4	BH8		E38	VSS_10	VSS_355
AJ8	VSS_239	VSS_169	AK4	BH9		E4	VSS_10	VSS_354
AJ9	VSS_238	VSS_168	AK4	U6		E9	VSS_10	VSS_353
W4	VSS_315	VSS_325	AK4	U7		N3	VSS_10	VSS_352
W5	VSS_314	VSS_321	AK4	U12		N12	VSS_10	VSS_351
Y10	VSS_307	VSS_320	AK4	U34		N34	VSS_10	VSS_350
Y13	VSS_306	VSS_319	AK4	T4		N4	VSS_10	VSS_349
Y14	VSS_305	VSS_475	AK4	T5		N5	VSS_10	VSS_348
Y37	VSS_304	VSS_285	AK4	T6		N6	VSS_10	VSS_347
Y7	VSS_303	VSS_322	AK4	T7		N7	VSS_10	VSS_346
Y38	VSS_302	VSS_318	AK4	T8		N8	VSS_10	VSS_345
Y8	VSS_310	VSS_313	AK4	T9		N9	VSS_10	VSS_344
Y9	VSS_309	VSS_317	AK4	U37		P12	VSS_10	VSS_343
AK29	VSS_308	VSS_316	AK4	U38		P37	VSS_10	VSS_342
AK30	VSS_243	VSS_312	AK4	W33		M14	VSS_10	VSS_341
AK30	VSS_242	VSS_311	AK4	W34		M6	VSS_10	VSS_340
						NT	VSS_10	VSS_339
						F11	VSS_10	VSS_338
						F13	VSS_10	VSS_337
								VSS_485

PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : CPU VSS


Pegatron Corp. Engineer: James\_Liao

Size Project Name HELA/N18E Rev X02

Date: Thursday, April 09, 2020 Sheet 13 of 110



# 14.CPU POWER



# 15.CPU DECOUPLING










Table 326. CML H 8+2 Processor Decoupling Requirements

Domain	Board Edge cap	Backside cap	Notes
Vcc	20x 47uF 0805		
		13x 47uF 0603	
		32x 10uF 0402	
		45x 1uF 0201/0402	
VccGT	3x 47uF 0805 7x 22uF 0603	24x 0201/0402 (placeholder)	Place as close to the BGA as possible
		10x 10uF 0402	
		12x 1uF 0201/0402	
VccSA	2x 47uF 0805 2x 22uF 0603		
		7x 10uF 0402	
		1x 1uF 0201/0402	
VDDQ	4x 22uF 0603 11x 10uF 0402		
VccIO	3x 10uF 0402		
		3x 0402 (placeholder)	Additional capacitors might be needed if the connectivity from BGAs to capacitors is not adequate.

continued...

# 16.LCD\_BIST/MB\_BIST



PEGATRON DT-MB RESTRICTED SECRET

**PEGATRON** Title : LCD\_BIST/MB\_BIST


Pegatron Corp. Engineer: James\_Liao

Size A3 Project Name HELA/N18E Rev X02


Date: Thursday, April 09, 2020 Sheet 16 of 110



## 17.DDR4\_SO-DIMM0







# 18.DDR4\_SO-DIMM1




www.teknisi-indonesia.com


+1P2V\_DUAL



+VTT\_DDR



+2P5V\_VPP



### DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x $\mu$ F (size)	Note
DDR4 2 Channels SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 $\mu$ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 $\mu$ F (0402)	
		1 placeholder	1x 330 $\mu$ F (7343)	
	VTT	Place these caps on the VTT plane close to SODIMM	1x 10 $\mu$ F (0603)	
		Placeholder	1x 10 $\mu$ F (0603)	
		Place these caps on the VTT plane close to SODIMM	4x 1 $\mu$ F (0402)	
	VPP	DRAM Side	2x 10 $\mu$ F (0603)	
		DRAM Side	2x 1 $\mu$ F (0402)	
	VDDSPD	Place close to DIMM	1x 0.1 $\mu$ F (0402)	
		Place close to DIMM	1x 2.2 $\mu$ F (0402)	

PEGATRON DT-MB RESTRICTED SECRET


**PEGATRON** Title : **DDR DECOUPLING**

Pegatron Corp. Engineer: **James\_Liao**


Size Project Name **HELA/N18E** Rev X02

Date: **Thursday, April 09, 2020** Sheet **19** of **110**

20.PCH DMI\_PCIE\_USB\_SATA




21.PCH SATA/PCIE








## 23.PCH AUDIO/CL/I2C/UART




24.PCH SML/I2C/MISC

**NOTE:**  
GPP\_B22/GSPi1\_MOSI  
This Signal has a weak internal pull-down.  
Offset 3410h:Bit 10  
0: SPI  
1: LPC







25.PCH CLOCK



**NOTE:**  
CRB: 2.71Kohm  
Refer to GND; NOT near switching noise; spacing 3x  
Add a GND shield(Width>4 mils)  
between XCLK\_BIASREF and adjacent IO signals



# 26.PCH VCC/PLL



PEGATRON DT-MB RESTRICTED SECRET




**PEGATRON** Title : PCH VCC/PLL

Pegatron Corp. Engineer: James Liao


Size	Project Name	Rev
A3	HELA/N18E	X02

Date: Thursday, April 09, 2020 Sheet 26 of 110

27.PCH VSS






## 28.Titan-Ridge - controller



PEGATRON DT-MB RESTRICTED SECRET


<b>PEGATRON</b>		Title : <Title>	
Page(s) Count:		Engineer: James_Liao	
Title	Project Name		Rev
0	HELA/W18E		001
Date: 1/20/2016 10:00:00 AM		Sheet	08 of 118

30. TYPEC\_DP




# 31. M.2 2280 SSD #1 & #2



M.2 KEY-M SSD #1(PCIE/SATA)



M.2 KEY-M SSD #2(PCIE/SATA)





# 32. SATA HDD






33. M.2 2230 WLAN



12T440036M00

Remark: 1.NC is not connected; YES is connected.  
2. Pin54 is BT\_DISABLE\_L; Pin56 is WLAN\_DISABLE\_L.  
3. Pin 20,22,32,34 and 36 are GPIO and have internal pull up(QCA6174A75), Suggest platform NC those pins.  
4. Pin44, 46, 48, QCA suggest platform to NC.  
5. Pin17 and 19 suggest reserve test point at platform side.




13XN00227000


www.teknisi-indonesia.com

PEGATRON DT-MB RESTRICTED SECRET


<b>PEGATRON</b>		Title : M.2 KEY-A 2230 WLAN	
Pegatron Corp.		Engineer: James Liao	
Size C	Project Name	HELA/N18E	
Date: Monday, April 13, 2020	Sheet	33	of 110




<b>PEGATRON</b>		Title: <b>EC_MEC1515</b>	
Pegatron Corp.		Engineer: <b>James_Liao</b>	
Size Custom	Project Name <b>HELA/N18E</b>	Rev X002	
Date: Monday, April 13, 2020		Sheet	34 of 110




# 35.KEYBOARD



# 36.KILLER LAN E2500V2






# 37.LAN JACK



38.USB CONN & POWER


Power Share

STATUS4, FAULT4, IUM\_LO, IUM\_HI Voltage: -0.3 to 7v.  
STATUS4, FAULT4 Continuous output sink current:25mA.  
IUM\_LO, IUM\_HI Continuous output source current: Internally limited.  
SDP Mode(S0/S3/S4/S5) : 53.6k/0.9A  
DCP(S0)& DCP(S3/S4/S5) Mode : 53.6k/80.6k-1.5A




39. SENSOR


115W N18E  
2019/09/18




G709




Hall Sensor



Free Fall Sensor



# 40.AUDIO CODEC- ALC3281





41. AMP ALC1309\_AUDIO JACK



GLOBAL HEADSET CONNECTOR

OMTP/CTIA headset, Headphone, Line-Out, Microphone input, Line input.

This recommended phone-jack has moved #5/#6 Jack detect pin to the last position and lined up with #1 Tip pin. This kind of design will significantly improve the false detect caused by JD triggered timing




PCB trace width of MIC2-R(SLEEVE)/MIC2-L(RING2) are required at least 40 mil for HP crosstalk consideration and, its length should be as short as possible.

L4100/L4103 should choose DC resistance (Rdc) < 30m-ohm to get the best audio performance for HP crosstalk.





teknisi-indonesia.com

## 42. TPM





**Figure 12. Power on and warm reset sequence**









**Figure 6. Power and Reset Timing Diagram**








# 43.SM BUS & SPI ROM

## SMBUS





## SPI ROM (Quad I/O Supported)







# 45. ACAV\_IN




## POWER GOOD DETECTOR


















www.teknisi-indonesia.com

# 46. INTEL XDP DEBUG CONN

## INTEL XDP DEBUG CONN








<Core Design>

<b>PEGATRON</b> Title : ME Screw		
Pegatron Corp.		Engineer: James_Liao
Size B	Project Name <b>HELA/N18E</b>	Rev X02
Date: Thursday, April 09, 2020		
Sheet 47 of 110		




## 48.EDP CONN



<Core Design>


<b>PEGATRON</b>		<b>Title :</b> eDP CON	
<b>Pegatron Corp.</b>		<b>Engineer:</b> James_Liao	
<b>Size</b> Custom	<b>Project Name</b> HELA/N18E		<b>Rev</b> X02
<b>Date:</b> Thursday, April 09, 2020		<b>Sheet</b> 48	<b>of</b> 110

## Touch Pad




www.teknisi-indonesia.com

## Lighting Bar



## Keyboard backlight RGB



&amp;ltCore Design&gt;

<b>PEGATRON</b>	<b>Title :</b> Touch & Keyboard BL
-----------------	------------------------------------


Engineer: James Liao

Size	Project Name	Rev
------	--------------	-----


Custom	<b>HELA/N18E</b>	X02
--------	------------------	-----


Date: Thursday, April 09, 2020 Sheet 49 of 110

## 50.ELC MCU









Strap Pins see Note			FS_OVERT* Function	
ROM_SO	ROM_SI	ROM_SCLK	FS_OVERT* function ENABLED	FS_OVERT* function DISABLED (Reserved; do not configure) (Invalid; do not configure)
L	L	L		
L	L	H		
all other configurations				


Strap Pins see Note			RAMCFG Setting Number (see Memory RVL for memory configs corresponding to these numbers)
STRAP2	STRAP1	STRAP0	
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	L	L	0	1	1	0
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1
L	L	L	0	0	0	0


1:SMB\_ALT\_ADDR ENABLE  
0:SMB\_ALT\_ADDR DISABLE  
1:DEVID\_SEL REBRAND  
0:DEVID\_SEL ORIGINAL  
1:PCIE\_CFG LOW POWER  
0:PCIE\_CFG HIGH POWER  
1:VGA\_DEVICE ENABLE  
0:VGA\_DEVICE DISABLE

Default

## Straps



## GPU VRAM STRAP



Strap2,1,0, please check memory RVL

NON-GSYNC --> DEVID\_SEL is 0  
GSYNC --> DEVID\_SEL is 1

Table 7. N18E-G0 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.25V and 1.35V <sup>2</sup>	Micron	MT61K256M32JE-14:A	A-die	0x1	14 Gbps	N/A	Full	Production ready
			Samsung	K4Z80325BC-HC14	C-die	0x0	14 Gbps	N/A	Full	Production ready

Table 6. N18E-G1R GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.2V and 1.35V <sup>2</sup>	Micron	MT61K256M32JE-14:A	A-die	0x1	14 Gbps	1940 <sup>3</sup>	Full	Production candidate
			Samsung	K4Z80325BC-HC14	C-die	0x0	14 Gbps	2001 <sup>4</sup>	Full	Production candidate

Table 4. N18E-G2R GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	2Chx256Mx16	1.2V and 1.35V <sup>2</sup>	Micron	MT61K256M32JE-14:A	A-die	0x1	14 Gbps	1940 <sup>3</sup>	Full	Production candidate
			Samsung	K4Z80325BC-HC14	C-die	0x0	14 Gbps	2001 <sup>4</sup>	Full	Production candidate

www.teknisi-indonesia.com












CELL1 TOP X32 MODE

54 GPU\_FBA\_QD0[0..3]


54 GPU\_FBA\_QD0[30..33]



B-B





























*h*


<b>PEGATRON</b>		Title : <Title>	
Pegatron Corp.		Engineer: <u>James Liao</u>	
Size	Project Name		Rev
C	HELA/N18E		X02
Date: Thursday, April 09, 2020		Sheet	65 of 110

GPU POWER DISCHARGE


+1P8V\_GPU




+1P0V\_GPU For GPU Power down Sequence- X02




+FBVDDQ



+1P8VA\_GPU



+NVVDD








$$I_{in} = 240W / 19.5V = 12.308A$$
$$12.308 / (5 \cdot 0.5) = 4.93 \text{ pcs} \Rightarrow 5 \text{ pcs}$$


<b>PEGATRON</b>		<b>Title :</b> <u>DC_IN</u>	
<b>Pegatron Corp.</b>		<b>Engineer:</b> <u>Adams Lin</u>	
Size <u>Custom</u>	Project Name <b>Hela</b>	Rev <u>A00</u>	
Date: <u>Monday, April 20, 2020</u>		Sheet	<u>68</u> of <u>94</u>




















# Vcore Output CAP



$330\mu\text{F}/2\text{V}/\text{H}=1.4\text{mm} * (4+1) ; (I+H82)$   
 $470\mu\text{F}/2\text{V}/\text{H}=2.1\text{mm} * 1 (I)$   
 $22\mu\text{F} * 14 (I)$   
 $47\mu\text{F} * 11 (I)$





## VCCGT Output CAP

$330\mu\text{F}/2\text{V}/\text{H}=1.4\text{mm} * 2 (I)$   
 $22\mu\text{F} * 22 (I)$   
 $22\mu\text{F} * 6 (NI)$

<b>PEGATRON</b>		Title : <b>Vcore &amp; VccGT CAP</b>	
<b>Pegatron Corp.</b>		Engineer: <b>Adams_Lin</b>	
Size <b>Custom</b>	Project Name <b>Hela</b>		Rev <b>A00</b>
Date: <b>Monday, April 20, 2020</b>		Sheet <b>75</b>	of <b>96</b>






















<Core Design>




PEGATRON Title: +NVDD Driver/ICap

PEGATRON Corp. Engineer: Adams\_Lin

Size Project Name

Custom Helia

Date: Monday, April 20, 2020 Sheet 83 of 94



FAN\_RAIL\_VOUT\_S


**(2A)**

**NO BOM**  
PR6511 1  
0Ohm

**NO BOM**  
PR6513 1  
0Ohm

**+12V\_FAN**




tx\_r0805\_short



<b>PEGATRON</b>		Title : +12V	
Pegatron Corp.		Engineer: <u>Adams_Lin</u>	
Size Custom	Project Name <b>Hela</b>	Rev A00	
Date: Monday, April 20, 2020		Sheet 85	of 94








<Core Design>


**PAGATRON** Title: **+1P0V\_GPU/+1P8V\_GPU & LDO**

Engineer: **Adams\_Lin**


Size: **Custom** Project Name: **Helia** Rev: **A00**

Date: **Monday, April 20, 2020** Sheet: **67** of **84**






+AC\_BAT\_SYS (GPU NVVDD power only)  
N18E-Q2R  
Input Current: 18A @19V (1ms moving average)  
Input Current: 15A @19V (5ms moving average)  
Input Current: 6.05A @19V (1s moving average)  
Input Current: 38A @9V (1ms moving average)  
Input Current: 31.67A @9V (5ms moving average)  
Input Current: 12.78A @9V (1s moving average)












B01.17\_IO CONN



Screw Hole



<Core Design>			
PEGATRON		Title : IO CONN	
Pegatron Corp.		Engineer: James_Liao	
Size B	Project Name HELA/N18P		Rev X02
Date: Thursday, April 09, 2020		Sheet 98 of 110	

**I<sub>max</sub>: 105mA**

